

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: Computer For PATENTS P.O. By 1450 Alexandra, Virginia 22313-1450 www.usvi.og.

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/754,018	01/03/2001	Motoshi Ito	YAMAP0748US	3434
7590 07/20/2006		. EXAMINER		
Neil A. DuChez			HENNING, MATTHEW T	
Renner, Otto, Boisselle, & Sklar, L.L.P. 19th Floor			ART UNIT	PAPER NUMBER
1621 Euclid Avenue			2131	
Cleveland, OH 44115			DATE MAILED: 07/20/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/754,018	ITO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Matthew T. Henning	2131					
The MAILING DATE of this communication app Period for Reply	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)⊠ Responsive to communication(s) filed on 15 Ma	av 2006						
<i>'</i> = <i>'</i> =		secution as to the ments is					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1-3 and 5-9</u> is/are pending in the appli	ication						
4a) Of the above claim(s) is/are withdraw							
5) Claim(s) is/are allowed.	on from consideration.						
· <u> </u>							
6) Claim(s) <u>1-3 and 5-9</u> is/are rejected.							
7) Claim(s) is/are objected to.	a da akin a ana a sina ana a ak						
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examiner	г.						
10)⊠ The drawing(s) filed on <u>01 December 2005</u> is/ar	re: a)⊠ accepted or b)□ object	ed to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correcti	on is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application (PTO-152) 6) Other:							
	, <u> </u>						

Art Unit: 2131

1	This action is in response to the communication filed on 5/15/2006.
2	DETAILED ACTION
3	Continued Examination Under 37 CFR 1.114
4	A request for continued examination under 37 CFR 1.114, including the fee set forth in
5	37 CFR 1.17(e), was filed in this application after final rejection. Since this application is
6	eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e)
7	has been timely paid, the finality of the previous Office action has been withdrawn pursuant to
8	37 CFR 1.114. Applicant's submission filed on 4/26/2006 has been entered.
9	Response to Arguments
10	Although the examiner does not find the arguments persuasive for the reasons provided
11	in the Advisory Action mailed 5/8/2006, in order to further prosecution in this application, the
12	rejections have been withdrawn and new rejections showing the obviousness of providing
13	multiple functionality in "a single circuit" (See Microsoft Press Computer Dictionary definition
14	of "circuit" provided with this office action).
15	Applicant's arguments filed 4/26/2006 have been fully considered but are moot in view of
16	the new grounds of rejection presented below.
17	All objections and rejections not presented below have been withdrawn.
18	Claim Rejections - 35 USC § 101
19	35 U.S.C. 101 reads as follows:
20 21 22	Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.
23 24	Claims 1-2 are rejected under 35 U.S.C. 101 because the claimed invention is directed to
25	non-statutory subject matter. Although the claim language does mention a microprocessor and

Art Unit: 2131

hardware circuits, the claims are only directed towards the control program and therefore are

- 2 directed towards a computer program listing per se. As such, the claims are directed towards
- 3 non-functional descriptive language, which does not fall within one of the statutory classes of
- 4 subject matter. Therefore, the claims are directed towards non-statutory subject matter. See
- 5 MPEP § 2106.IV.B.1(a).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3, and 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirotani (US Patent Number 5,982,887), further in view of Oishi (US Patent Number 6,907,125), and further in view of Schneier (Applied Cryptography), and further in view of Elabd (US Patent Number 6,526,462).

Regarding claim 1, Hirotani disclosed a control program for controlling an operation of a microprocessor (See Hirotani Col. 4 Paragraph 3), the control program comprising a concealed program (See Hirotani Col. 3 Paragraph 7), recoverable by data scramble circuit (See Hirotani Col. 3 Paragraph 8) and a non-concealed program (See Hirotani Fig. 1 Element 15 wherein only part of the program is encrypted). However, Hirotani failed to disclose the data scramble circuit

Art Unit: 2131

being a hardware circuit acting as part of an error correction circuit. Hirotani also fails to

- 2 disclose the use of a system on a chip design.
- 3 Oishi teaches that in order to protect against errors in a decryption system, error
- 4 correction can be combined with the decryption system by encrypting error correction codes as
- 5 well as the stored data and then decrypting the codes and using the codes in error correction (See
- 6 Oishi Col. 3 Paragraph 4 and Col. 4 Col. 6 Line 23)
- 7 Schneier teaches that encryption and decryption can be performed in a hardware circuit
- 8 (See Schneier Pages 223-225).
- 9 Elabd teaches that instead of using a traditional, separate component integrated circuit
- design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).
- It would have been obvious to the ordinary person skilled in the art at the time of
- invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
- utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
- 14 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
- 15 This would have been obvious because the ordinary person skilled in the art would have been
- motivated to protect the integrity of the program in a cost efficient manner, and further would
- have been motivated to increase the speed of the decryption, increase the security of the
- decryption, ease in the installation of the decryption method, and increase the efficiency of the
- 19 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by
- 20 providing the components of the system on a single chip. This would have obvious because the
- ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
- 22 efficient, and less expensive product.

Art Unit: 2131

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

Regarding claim 3, Hirotani disclosed a device, comprising: a microprocessor (See Hirotani Fig. 3 Element 21), a program memory for storing a control program for controlling an operation of the microprocessor (See Hirotani Fig. 3 Element 25), the control program including a concealed program (Element 25 Encrypted Section) and a non-concealed program (Element 25 Program section); a rewritable memory for storing a copy of the concealed program copied from the concealed program stored in the program memory (See Hirotani Col. 6 Paragraph 2 and the rejection of claim 1 above wherein it was inherent that the encrypted program was stored, at least temporarily in a rewritable memory in the decryption circuit, before decryption), and a data scramble circuit for recovering the concealed program stored in the rewritable memory as a recovered program (See Hirotani Col. 6 Paragraphs 2-3 and the rejection of claim 1 above), but failed to disclose that the data scramble circuit was a hardware circuit acting as part of an error correction circuit. Oishi teaches that in order to protect against errors in a decryption system, error correction can be combined with the decryption system by encrypting error correction codes as well as the stored data and then decrypting the codes and using the codes in error correction (See Oishi Col. 3 Paragraph 4 and Col. 4 – Col. 6 Line 23) Schneier teaches that encryption and decryption can be performed in a hardware circuit (See Schneier Pages 223-225). Elabd teaches that instead of using a traditional, separate component integrated circuit design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59). It would have been obvious to the ordinary person skilled in the art at the time of

invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by

Art Unit: 2131

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

1 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and

Page 6

2 further by providing a hardware decryption circuit to be used in place of the CPU decryption.

3 This would have been obvious because the ordinary person skilled in the art would have been

motivated to protect the integrity of the program in a cost efficient manner, and further would

have been motivated to increase the speed of the decryption, increase the security of the

decryption, ease in the installation of the decryption method, and increase the efficiency of the

CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by

providing the components of the system on a single chip. This would have obvious because the

ordinary person skilled in the art would have been motivated to produce a smaller, faster, more

efficient, and less expensive product.

Regarding claim 6, Hirotani disclosed a method for creating a control program, comprising: a program descramble step of descrambling a portion of a control program by reverse scramble of a data scramble circuit in a device to be controlled, thereby creating a concealed program as a portion of the control program (it was inherent in the invention of Hirotani that a portion of the control program was encrypted in order for the control program to have taken on the form of Element 25 in Fig. 3); and a program storing step of storing the control program including the concealed program in a program memory so that the control program controls an operation of a microprocessor in the device to be controlled (See Hirotani Col. 5 lines 39-44), but failed to disclose that the data scramble circuit was a hardware circuit acting as part of an error correction circuit.

Oishi teaches that in order to protect against errors in a decryption system, error correction can be combined with the decryption system by encrypting error correction codes as

Art Unit: 2131

well as the stored data and then decrypting the codes and using the codes in error correction (See

- 2 Oishi Col. 3 Paragraph 4 and Col. 4 Col. 6 Line 23)
- 3 Schneier teaches that encryption and decryption can be performed in a hardware circuit
- 4 (See Schneier Pages 223-225).
- 5 Elabd teaches that instead of using a traditional, separate component integrated circuit
- 6 design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).
- 7 It would have been obvious to the ordinary person skilled in the art at the time of
- 8 invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
- 9 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
- 10 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
- 11 This would have been obvious because the ordinary person skilled in the art would have been
- motivated to protect the integrity of the program in a cost efficient manner, and further would
- have been motivated to increase the speed of the decryption, increase the security of the
- decryption, ease in the installation of the decryption method, and increase the efficiency of the
- 15 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by
- providing the components of the system on a single chip. This would have obvious because the
- ordinary person skilled in the art would have been motivated to produce a smaller, faster, more
- 18 efficient, and less expensive product.
- 19 Regarding claim 8, Hirotani disclosed a method for operating a control program,
- comprising: a program copying step of copying a concealed program which is a portion of the
- 21 control program (See Hirotani Fig. 3 Element 25) from a program memory into a rewritable
- 22 memory (See rejection of claim 3 above); a program recovery step of recovering the concealed

Art Unit: 2131

1 program copied by the program copying step as a recovered program by a data scramble circuit

- 2 (See rejection of claim 3 above); and a program execution step of executing a non-concealed
- 3 program included in the control program and the recovered program (See Hirotani Col. 6
- 4 Paragraph 5), but failed to disclose that the data scramble circuit was a hardware circuit acting as
- 5 part of an error correction circuit.
- 6 Oishi teaches that in order to protect against errors in a decryption system, error
- 7 correction can be combined with the decryption system by encrypting error correction codes as
- 8 well as the stored data and then decrypting the codes and using the codes in error correction (See
- 9 Oishi Col. 3 Paragraph 4 and Col. 4 Col. 6 Line 23)
- Schneier teaches that encryption and decryption can be performed in a hardware circuit
- 11 (See Schneier Pages 223-225).
- 12 Elabd teaches that instead of using a traditional, separate component integrated circuit
- design, a system on chip design can be used (See Elabd Col. 1 Lines 20-59).
- It would have been obvious to the ordinary person skilled in the art at the time of
- invention to employ the teachings of Oishi and Schneier in the decryption system of Hirotani by
- 16 utilizing the decryption/error correction system of Oishi for the decryption of Hirotani and
- 17 further by providing a hardware decryption circuit to be used in place of the CPU decryption.
- 18 This would have been obvious because the ordinary person skilled in the art would have been
- motivated to protect the integrity of the program in a cost efficient manner, and further would
- 20 have been motivated to increase the speed of the decryption, increase the security of the
- decryption, ease in the installation of the decryption method, and increase the efficiency of the
- 22 CPU. Furthermore, it would have been obvious to utilize the teachings of Elabd in the system by

Art Unit: 2131

providing the components of the system on a single chip. This would have obvious because the ordinary person skilled in the art would have been motivated to produce a smaller, faster, more efficient, and less expensive product.

Regarding claim 7, the combination of Hirotani, Oishi, Schneier, and Elabd disclosed that the program descramble step includes the steps of: creating a non-concealed program (it was inherent that the program was created at some point in order for the program to have been encrypted and downloaded); and synthesizing the concealed program and the non-concealed program into the control program (See Hirotani Fig. 3 Element 25 wherein the encrypted and non-encrypted programs are together as the program stored in program memory).

Regarding claim 9, the combination of Hirotani, Oishi, Schneier, and Elabd disclosed a program erasure step of erasing the recovered program from the rewritable memory (See Hirotani Col. 6 Paragraph 6).

Claims 2, and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Hirotani, Oishi, Schneier, and Elabd disclosed as applied to claims 1 and 3 respectively above, and further in view of Oualline ("Practical C++ Programming") and Ooi et al. (U.S. Patent Number 5,226,129) hereinafter referred to as Ooi.

The combination of Hirotani, Oishi, Schneier, and Elabd disclosed a recoverable encrypted program to be run on a microprocessor (See rejection of claim 1 above) but Hirotani failed to disclose the composition of the program as well as the addressing mode of the program. However, Hirotani did disclose that the encrypted program could have been downloaded over a network (See Hirotani Col. 3 Lines 27-29).

Claims 1-3, and 5-9 have been rejected.

Art Unit: 2131

21

1 Oualline teaches that in order to conserve memory space, commonly used code can be grouped into functions such that the code can be used repeatedly (See Qualline Page 133 2 Paragraph 1). Ooi teaches that in order to easily make a program portable, the program should 3 4 use relative addressing (See Ooi Col. 1 Lines 27-33). 5 It would have been obvious to the ordinary person skilled in the art at the time of 6 invention to employ the teachings of Oualline to create functions in the encrypted program of 7 Hirotani, Oishi, Schneier, and Elabd. This would have been obvious because the ordinary person 8 skilled in the art would have been motivated to make the program as compact as possible in 9 order to conserve memory and also to limit the amount of information needing to be transferred 10 over the network to the system of Hirotani. It further would have been obvious to the ordinary 11 person skilled in the art at the time of invention to employ the teachings of Ooi in the program of 12 Hirotani, Oishi, and Schneier by providing the program with relative addressing. This would 13 have been obvious because the ordinary person skilled in the art would have been motivated to 14 minimize the modification of the code required to relocate the program, and thus increase 15 portability. 16 It would have been obvious in the combination of Hirotani, Oishi, Schneier, Elabd, 17 Oualline, and Ooi that relative address lists for the functions of the program would be provided 18 in the program at prescribed, or predetermined, location, in order for the processor of Hirotani to 19 be able to locate the functions called throughout the program. 20 Conclusion

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100

Art Unit: 2131

1	Any inquiry concerning this communication or earlier communications from the
2	examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790.
3	The examiner can normally be reached on M-F 8-4.
4	If attempts to reach the examiner by telephone are unsuccessful, the examiner's
5	supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

15

6

7

8

9

10

11

12

13

14

17

16

18

19 Matthew Henning

20 Assistant Examiner

21 Art Unit 2131

22 7/13/2006